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Summary 
This paper presents a systematic methodology for the system-
level assessment of signal integrity and electromagnetic 
compatibility effects in high-speed communication and 
information systems. The proposed modeling strategy is 
illustrated via a case study consisting of a critical coupled net of 
a complex system. Three main methodologies are employed for 
the construction of accurate and efficient macromodels for each 
of the sub-structures typically found along the signal propagation 
paths, i.e. drivers/receivers, transmission-line interconnects, and 
interconnects with a complex 3D geometry such as vias and 
connectors. The resulting macromodels are cast in a common 
form, enabling the use of either SPICE-like circuit solvers or 
VHDL-AMS equation-based solvers for system-level EMC 
predictions. 
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1. Introduction 
This paper presents a systematic methodology for the 
Signal Integrity and EMC simulation of distribution 
networks of digital signals in high-speed communication 
and information systems. It is well known that such 
analysis is very challenging, since a broadband 
characterization of all the geometrical/electrical features 
that have some influence on the signals must be taken into 
account. The main strategy that we present here addresses 
the problem at two different levels, of which the first one 
concerns the physical description and the second one the 
appropriate simulation tools. 
The combination of propagation effects with possibly 
very complex geometry and with nonlinear/dynamic 
behavior of drivers and receivers makes a direct full-wave 
approach not feasible. Therefore, a feasible strategy must 
subdivide the propagation path into separate and well-
defined sub-structures, each of which is separately 
characterized by a macromodel, i.e., a set of equations that 
are able to reproduce with sufficient accuracy the 
electrical behavior of the structure. 
Different macromodeling strategies are needed for 
different structures. We consider three main structure 
types which can be found along a propagation path. First, 
we have drivers and receivers at the path terminations. 
These are usually buffers characterized by strong 
nonlinearities and relevant dynamic effects, for which we 
adopt parametric behavioral macromodels that provide 
excellent approximations of detailed transistor-level 
models, and lead to significant speedup in simulation time. 
A second important class of structures includes 
interconnection elements characterized by a complex 
geometry, i.e., discontinuities such as packages, vias and 
via arrays, connectors, bends, etc. These discontinuities 
are treated as lumped multiports for which a passive 
macromodel based on a state-space representation is 
constructed from measured or simulated time-domain or 
frequency-domain port responses. 
The last class of investigated structures includes 
segments of uniform transmission-line structures at chip, 
module, board level, and cables. Their macromodeling 
process, which is highly accurate and very efficient, 
involves a combination of delay extraction and rational 
approximation. 
The proposed modeling strategy is illustrated via a 
case study, presented in Section 2. The three techniques 
leading to the construction of the macromodels for 
drivers/receivers, transmission lines, and 3D interconnects 
are outlined and benchmarked in Section 3. Finally, 
Section 4 reports some results on the system-level 
characterization of the critical net under investigation. 
2. A Case Study 
All the numerical results to be presented in this paper refer 
to a specific case study, depicted in Fig. 1. The structure 
involves a chip-to-chip communication through a coupled 
and complex interconnect path. The coupled path conducts 
the signals through various transmission lines and 
discontinuities along: last metal layer on first chip, a 
module, card 1, connector (a), board A, connector (b), 
board B, connector (c), board C, connector (d), card 2, 
module, and last metal on second chip, where the two 
receivers are located (data were provided under 
confidential agreement by IBM). A total of 42 
transmission-line segments are present, each specified by 
frequency-dependent per-unit-length parameter matrices. 
Four connectors provide the link between cards and 
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boards. Two specifications are available for these 
connectors: i) a large circuit with more than 40000 
elements provided by the connector vendor, and ii) the 
frequency-domain scattering matrices up to 10 GHz. 
Finally, the terminals of the coupled interconnect are 
connected to two IC drivers (near-end side on card 1) and 
two IC receivers (far-end side on card 2). These 
components are known via their transistor-level 
description.  
 
 
Fig. 1. Simplified view of the propagation path (the thick line) under 
investigation. The figure is not to scale and only illustrative of the overall 
complexity. 
The complete simulation of the structure of Fig. 1 is a 
very challenging task, since all the data or even possible 
models characterizing each basic block comes from a 
different environment and can be hardly used together 
within the same simulation engine. In fact, a brute force 
SPICE simulation fails on a 2GB RAM PC due to the 
complexity of the various available models. As a possible 
solution to this problem, we construct simplified 
macromodels that are able to represent the behavior of 
each substructure with good accuracy, but require less 
CPU and memory resources.  
3. Macromodels 
In this Section, the most suitable methodologies for the 
development of accurate and efficient macromodels of 
buffers (i.e., drivers and receivers), transmission-lines and 
lumped complex 3D-interconnects are briefly outlined. 
Due to limited space, results will only be shown in Section 
4 for the entire structure. Extensive validation of the single 
macromodeling techniques is available in the open 
literature (see the reference list). 
3.1 Logic devices: Mπlog 
In the distribution networks of digital signals, the 
terminations represented by the IC drivers and receivers 
are critical elements, since their intrinsic nonlinear and 
dynamic behavior can significantly affect the capacity of 
the propagation paths. Therefore, accurate and efficient 
macromodels are required. 
In this Section, we briefly review the Mπlog 
(Macromodeling via Parametric Identification of LOgic 
Gates) approach [2], [19], providing an effective 
methodology for the construction of accurate and efficient 
behavioral models of logic devices. In this approach, 
output buffer constitutive relations are sought as dynamic 
nonlinear parametric two-piece models of the form   
 
 ))(()())(()()( 2211 tvitwtvitwti += , 
 
relating the port voltage v and current i variables, where 
i1(t) and i2(t) are submodels describing the port behavior in 
the HIGH and LOW logic states, respectively, and w1(t) 
and w2(t) are weighting coefficients describing state 
transitions. 
Parametric nonlinear relations and system 
identification methods like those involving the 
identification of mechanical systems, economic trends, etc. 
allow us to obtain improved nonlinear dynamic models for 
submodels i1,2(t) in the above representation, see [3].  
Parametric models are usually expressed as sums of 
sigmoidal functions of the involved variables and their 
parameters are estimated by fitting the model responses to 
suitable transient responses of the input and output 
variables related by the model. In this case, the related 
variables are the voltage and current of the output port in 
fixed logic state and the model parameters are computed 
by minimizing a suitable error function between voltage 
and current waveforms of the model and real device. 
Specific algorithms are available to solve this problem, 
depending on the choice of the family of basis functions 
used to define the parametric models [4], [5]. 
Parametric models offer rigorous mathematical 
foundations, identifiability from external observations, 
good performances for the problem at hand as well as 
preserving the ability to hide the internal structure of the 
modeled devices. Finally, parametric models can be 
readily implemented according to standard industrial 
simulation tools like SPICE and VHDL-AMS [1]. In 
addition, such already-mentioned SPICE and VHDL-AMS 
implementations are completely compatible with the 
multilingual extension of IBIS (Input/output Buffer 
Information Specification), which is the most established 
standard for the behavioral description of IC ports. In fact, 
ver. 4.1 of IBIS specification [6] is an extension, recently 
devised to overcome some limitations of the original 
standard, allowing for more general models not 
necessarily based on simplified circuit interpretations. 
Details on parametric modeling of single-ended 
CMOS devices can be found in [3], where the parametric 
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approach is applied to the modeling of input and output 
ports of commercial devices by means of the transient 
responses of their transistor-level models. The estimation 
of parametric models from measured transient responses is 
demonstrated in [7]. The extension of the methodology in 
order to take into account the device temperature, the 
power supply voltage, the power supply current drawn by 
buffers as well as to model tri-state devices is addressed in 
[2]. Recent advances on the modeling of receiver circuits, 
including the logic detection mechanism and the effects of 
power supply voltage fluctuations are in [8]. Finally, some 
results on the modeling of differential Low Voltage 
Differential Signaling (LVDS) devices are in [9]. 
The Mπlog methdology was tested on the case study 
of Section 2 by simulating the transmission of 700 bits 
using a SPICE-like solver. All transmission line segments 
were replaced with ideal (lossless and uncoupled) lines 
and all connectors were removed and shorted. The 
efficiency results obtained with different drivers/receivers 
models are collected in Table 1. The results show a 
significant speedup of the proposed macromodels with 
respect to the refererence transistor-level models of 
devices, thus leading to accurate predictions of device port 
responses (see [2], [3] for validation results on accuracy 
and efficiency of macromodels). Besides,  it is worth 
noting that the proposed macromodels, turns out to be 
almost as efficient as simplified linear equivalents of 
devices, that provide rough approximations of device port 
responses [10]. 
Table 1: Efficiency of Drivers/Receivers models 
DRV/RCV models CPU time Accuracy 
Transistor-level 20.3 hours Reference 
Mπlog 11.6 minutes very good, 1-3% of bit time, in timing 
Linear (ideal) 7 minutes poor 
3.2 Transmission Lines: TOPLine 
Uniform transmission lines are characterized by a cross 
section which is translation-invariant along the direction 
of propagation of the signals. This calls for models based 
on the Telegraphers equations with suitable per-unit-
length matrices GRCL ,,, . Such parameters must be 
assumed to be frequency-dependent in order to capture all 
relevant signal degradation effects, and must be computed 
accurately via transverse 2D field simulation. Thus, the 
main difficulty in transmission-line modeling is the 
conversion of the intrinsic frequency-dependent and 
distributed line specification into a time-domain model. 
The approach that we follow, denoted as TOPLine 
[19], is based on the well-known Method of 
Characteristics [11]. A detailed description of the 
proposed methodology is available in [12], [13], so only a 
brief outline is given here. A generic N-conductor line is 
represented as a 2N-port element, with terminal voltages 
and currents related in the Laplace domain as [ ]
[ ])()()()()()()(
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where )(scY is the characteristic admittance matrix 
(representing the matching load on both ends of the line) 
and )(sH is the propagation operator through the line 
(including delay, dispersion, losses, etc…). These matrices 
are readily computed from the per-unit-length parameters 
at all available frequencies ( ωjs = ) via known 
expressions [13]. The conversion into a time-domain 
compatible model is performed by a modal delay 
extraction (using the infinite-frequency modes defined by 
the modal matrix M ) via definition of a delayless 
propagation operator 
MHMP T )()( 1 ses s −=  
and by a combined frequency-domain rational 
approximation 
∑∑ −+=−+= ∞∞ n nnn nnc qsspss
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The explicit extraction of the line delay leads to smooth 
functions and consequently to very accurate rational 
approximations even with a small number of poles, 
typically less than 10. Extensive validations and 
application results are available in [12], [13]. 
Given the above representation, a model realization 
to be employed in transient simulations can be readily 
constructed. In fact, a direct equivalent circuit synthesis 
can be performed using standard SPICE elements. Basic 
circuit interpretation of the above expression requires only 
resistors, capacitors, controlled sources, and ideal 
transmission lines (to treat the extracted delay). This last 
step is exact and therefore no loss of accuracy may occur 
during the synthesis. 
3.3 3D-Interconnects: IdEM 
There are several interconnect structures that cannot be 
treated as uniform transmission lines. Examples can be 
vias, connectors, junctions, bends, power/ground 
structures, and discontinuities in general. These structures 
constitute one of the most challenging tasks for an 
accurate system-level characterization under SI and EMC 
standpoints. The only assumption that can be adopted is 
linearity, since no model structure can be assumed in the 
general case. 
The modeling approach, denoted as IdEM 
(Identification of Electrical Macromodels) [19], is based 
on a sequence of well-defined steps. First, the 
electromagnetic behavior of the interconnect structure is 
determined via full-wave analysis and/or by direct 
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measurement. As a result of the characterization, a set of 
port responses in time or frequency domain are available, 
and constitute a possibly large amount of data to be 
processed to obtain a global macromodel. The most 
common representation, especially for signal links, is the 
scattering form, although admittance and impedance may 
be used as well. As for the transmission line structures, the 
key to conversion to time-domain is a rational 
approximation in the Laplace domain, which is here 
applied directly to the structure transfer (scattering) matrix 
∑ −+= ∞ n nn pjj ωω
SSS )(  
Several schemes may be devised for the computation of 
this rational approximation. When the number of ports is 
not too large (few units), a common pole set may be used 
for all transfer matrix entries in a single fitting stage. 
Conversely, when the number of ports is too large, 
separate subset of port responses may be fitted 
independently with different poles. Some considerations 
may be found in [14]. 
The computation of poles and residues is performed 
via the powerful pole relocation algorithm known as 
Vector Fitting (VF). Depending on the nature of the 
characterization that was employed, either the standard 
frequency-domain VF [16] or its time-domain counterpart 
[15] may be adopted. In both cases, the poles and residues 
are obtained by iterative refinement of an initial (even 
random) guess of the poles. Each iteration step requires 
only the solution of a standard linear least squares 
problem. 
A final remark on the model passivity. Since any 
interconnect structure is passive and unable to generate 
more energy than it is fed with, it is highly recommended 
to retain this important property in the rational model. In 
fact, a passivity violation may result in non-converging or 
exponentially unstable system-level simulations, since an 
arbitrary interconnection of stable but non-passive models 
is not guaranteed to remain stable. Our approach to this 
problem is based on a passivity check once the model has 
been constructed. If non-passive, the residues are 
recomputed including passivity constraints. The main tool 
allowing for this check and compensation is the so-called 
Hamiltonian matrix associated to the macromodel. The 
theory and applications developed in [17] and [18] show 
that existence of purely imaginary eigenvalues of this 
matrix is a symptom of passivity violation. When this 
happens, an iterative perturbation algorithm allows to 
displace these eigenvalues from the imaginary axis by 
inducing perturbations on the residues, thus leading to 
passivity enforcement. All details are reported in [18]. 
The proposed methodology was tested on the case 
study under investigation by performing a 700 bits 
simulation of the critical path with ideal (linear) 
drivers/receivers models and with ideal (lossless and 
uncoupled) transmission line models. The results obtained 
with diffrerent connector models, depicted in Table 2, 
show a significant gain in efficiency with respect to the 
original models, and only a 6X slowdown factor with 
respect to the simulation with all connectors removed. 
Table 2: Efficiency of connector models 
Connector  models CPU time 
Shorted 21.5 minutes 
IdEM 2 hours 
Full circuit 42 hours 
4. Results 
We present here some results obtained from the 
global simulation of the structure depicted in Section 2 
including all models of drivers/receivers, transmission 
lines, and 3D interconnects. All models were cast in a 
common SPICE format and a SPICE-like solver was used 
to run the simulations. The simulation is aimed at the 
characterization of safe digital transmission between the 
two ends of the path, to crosstalk evaluation, and to 
power/ground noise estimation. A pseudo-random 
sequence of 700 bits is used to drive the active line, 
leaving quiet the neighboring coupled path. 
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Fig. 2. Trasmitted and received signal on the active line. 
The transmitted and received signals on the driven 
line are reported in Fig. 2. It should be noted that the delay 
of the propagation path is much larger than the bit time of 
1 ns.  Crosstalk waveforms at near and far end of victim 
line are given in Fig. 3, while the fluctuations of power 
and ground pins of the quiet driver are reported in Fig. 4. 
Finally, Fig. 5 shows the transmission eye diagram at the 
input port of the receiver obtained for the entire 700 bits 
sequence. The “open eye” shows that safe transmission 
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can be accomplished over the considered link at this bit 
rate. 
The complete simulation required about 2 hours on a 
PC with 1.8 GHz CPU. Conversely, the simulation of the 
complete structure with the native models of each 
component (transistor-level models for drivers and 
receivers, full connector models, etc…) was not possible 
due to excessive complexity. This confirms the feasibility 
of the proposed approach for fast system-level SI and 
EMC analyses. 
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Fig. 3. Crosstalk voltage signals on the near- and far-end of the quiet line. 
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Fig. 4. Power and ground fluctuations at the quiet driver induced by 
switching of the active driver. 
5. Conclusions 
This paper addresses the system-level assessment of signal 
integrity and EMC effects of critical nets in high-speed 
communication and information systems. The proposed 
approach overcomes previous limitations of existing 
methodologies and amounts to developing accurate and 
efficient macromodels of each sub-structure composing 
the whole system, i.e., IC drivers and receivers, 
transmission lines and complex 3D interconnects. Suitable  
macromodels of the three types of structures are presented 
and cast in a common form as SPICE-like circuits or 
VHDL-AMS equation-based descriptions in order to be 
used together within the same simulation environment. 
The proposed approach has been demonstrated on a 
realistic case study, thus confirming the feasibility of the 
method for the system-level EMC predictions. 
  
 
 
Fig. 5. Eye diagram for the complete transmission link at 1 Gbps. 
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